This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. Unless otherwise stated, the papers are in PDF format and may be viewed using freely available Adobe Acrobat reader. Other free readers include Foxit reader for MS-windows, Xpdf for X-windows, Ghostview for most Unix OS and Preview for MAC OS.

For papers in journals, transactions or proceedings of Institute of Electrical and Electronic Engineers
Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Journals

• B. Choubey and S. Collins, "Wide dynamic range CMOS pixels with reduced dark current", Analog Integrated Circuits and Signal Processing, Online First, 2007.
• L.S. Smith and S. Collins, " Determining ITDs Using Two Microphones on a Flat Panel During Onset Intervals With a Biologically Inspired Spike-Based Technique", IEEE Transactions on Audio, Speech and Language Processing, Volume: 15 (8), page(s): 2278-2286, Nov 2007
• S. Shah and S. Collins, " A Model for Temperature Insensitive Trimmable MOSFET Current Sources“Logarithmic” Imagers", IEEE Transactions on Circuits and Systems - II, Volume: 54 (10), page(s): 853-857, Oct 2007
• S. Otim, B. Choubey, D. Joseph and S. Collins, " Characterization and Simple Fixed Pattern Noise Correction in Wide Dynamic Range “Logarithmic” Imagers", IEEE Transactions on Instrumentation and Measurement, Volume: 56 (5), page(s): 1910-1916, Oct 2007
• H.Y. Cheng, B. Choubey and S. Collins, "A High-Dynamic-Range Integrating Pixel With an Adaptive Logarithmic Response" IEEE Photonics Technology Letters, Vol. 19, No. 15, Aug.1 2007.
• D Joseph and S Collins, "Transient Response and Fixed Pattern Noise in Logarithmic CMOS Image Sensors", IEEE Sensors Journal, Vol. 7, No. 8, August 2007.
• B. Choubey and S. Collins, "Models for Pixels With Wide-Dynamic-Range Combined Linear and Logarithmic Response", IEEE Sensors Journal, Vol. 7, No. 7, July 2007.
• H. Yu Cheng, B Choubey and S Collins, "A Logarithmic CMOS Image Sensor with adjustable photo-response", The Mediterraneam Journal of Electronics and Communications, Vol 3 (2), 40-46 (2007)
• A. L. McEwan and S. Collins, "Direct Digital-Frequency Synthesis by Analog Interpolation", IEEE Transactions on Circuits and Systems II: Express Briefs, Volume 53, Issue 11, November 2006
• A. L. McEwan and S. Collins, "Efficient, ROM-less DDFS using non-linear interpolation and non-linear DAC", Analog Integrated Circuits and Signal Processing, Volume 48, Number 3, September, 2006
• B. Choubey, S. Ayoma, S. Otim, D. Joseph and S. Collins "An Electronic Calibration Scheme for Logarithmic CMOS Pixels" IEEE Sensors Journal, Vol. 6, No.4, August 2006.
• D Joseph and S Collins, "Modeling, Calibration and Rendition of Color Logarithmic CMOS Image Sensors", IEEE Transactions on Instrumentation and Measurement, Vol. 52, No. 5, October 2003.
• D Joseph and S Collins, "Modeling, Calibration and Correction of Nonlinear Illumination-Dependent Fixed Pattern Noise in Logarithmic CMOS Image Sensors", IEEE Transactions on Instrumentation and Measurement, Vol. 51, No. 5, October 2002.
• S. Collins, J. Ngole and G.F. Marshall, " High gain trimmable logarithmic CMOS pixel" Electronics Letters, Vol. 36, No. 21, October 2000.

Conferences

• S. Ratnasingam and S. Collins, "An algorithm to Determine the Chromaticity under Non-uniform Illuminant" ,International Conference on Image and Signal Processing July 1-3, 2008, Cherbourg-Octeville, Normandy, France. Published in Lecture Notes in Computer Science Series, Vol. 5099/2008, Springer
• B. Choubey, H.Y. Cheng and S. Collins, "A wide dynamic range CMOS image sensor with an adjustable logarithmic response", SPIE and IST Electronic Imaging, San Jose, USA January 2008
• B. Choubey and S. Collins, "Fixed pattern noise correction for wide dynamic range linear-logarithmic pixels", 50th Midwest Symposium on Circuits and Systems, Montreal, MWSCAS 2007.
• H.Y. Cheng, B. Choubey and S. Collins, "A Novel Wide Dynamic Range CMOS Image Sensor with Adjustable Logarithmic Photo-Response", Analogue Signal Processing Conference, Oxford, 2006
• B. Choubey and S. Collins, "FPN Correction in CMOS Pixels with WDR Combined Linear and Logarithmic Response", Analogue Signal Processing Conference, Oxford, 2006
• B. Choubey, D. Joseph, S. Aoyama and S. Collins ,"Dark Current Reductions Techniques for Wide Dynamic Range Logarithmic CMOS Pixels", 30th International Congress of Imaging Science, May 2006
• B. Choubey and S. Collins, "Fixed Pattern Noise in Pixels with Combined Linear and Logarithmic Response", 30th International Congress of Imaging Science, May 2006
• S. O. Otim and S. Collins, "Display of DHR Images from Logarithmic Sensors", 30th International Congress of Imaging Science, May 2006
• B. Choubey and S. Collins, "Low Dark Current Logarithmic Pixels" 2005 International Midwest Symposium on Circuits and Systems (MWSCAS05), Cincinnati, USA, August, 2005
• S. O. Otim, B. Choubey, D. Joseph and S. Collins, "Simplified Fixed pattern Noise Correction for Logarithmic Sensors" 2005 IEEE Workshop on Charge Coupled Devices and Advanced Image Sensors, Kuriazawa, Japan, June 2005
• B. Choubey, S. Aoyama, S. Otim, D. Joseph and S. Collins, "A 200X100 Array of Elecetronically Calibratable Logarithmic CMOS Pixels", Biennial Analog Signal Processing Conference, November 2004.
• N. Chia and S. Collins, "Biologically Inspired Binaural Analogue Signal Processing", Brain Inspired Cognitive Systems, Aug 2004
• MS Word version of the paper
• B. Choubey, S. Ayoma, S. Otim, D. Joseph and S. Collins, "An Electronic Calibration Scheme for Logarithmic CMOS Pixels", IEEE International Symposium on Circuits and Systems, Vancouver, Canada, June 2004
• N. Chia and S. Collins, "A Spike Based Analogue Circuit That Emphasises Transients in Auditory Stimuli", IEEE International Symposium on Circuits and Systems, Vancouver, Canada, June 2004
• M. Chappel and A. McEwan, "A Low Power High Speed Accumulator for DDFS Applications", IEEE International Symposium on Circuits and Systems, Vancouver, Canada, June 2004
• S.Otim, D. Joseph, B. Choubey and S. Collins, "Modeling of High Dynamic Range Logarithmic CMOS Image Sensors" IEEE Instrumentation and Measurement Technology Conference, May 2004.
• A. McEwan and S. Collins, "An efficient CMOS DDFS architecture suitable for Bluetooth", Biennial Analog Signal Processing Conference, November 2002. (Best Paper Award)
• PowerPoint presentation
• Colour version of Fig. 3
• A. McEwan, S. Shah and S. Collins, "A Direct Digital Frequency Synthesis System for Low Power Communications", IEEE European Solid State Circuits Conference, September 2003.
• PS version of paper
• Word version of paper
• A. McEwan and S. Collins, "Analogue Interpolation Based Direct Frequency Synthesis", IEEE International Symposium on Circuits and Systems, May 2003.
• PS version of paper
• D Joseph and S Collins, "Modelling, calibration and rendition of colour logarithmic CMOS image sensors", Proceedings of the IEEE Instrumentation and Measurement Technology Conference, May 2002.
• PowerPoint presentation
• S Shah and S Collins, "A Temperature Independent Trimmable Current Source", IEEE International Symposium on Circuits and Systems, May 2002.
• PS version of paper
• D Joseph and S Collins, "Modelling, calibration and correction of nonlinear illumination-dependent fixed pattern noise in logarithmic CMOS image sensors", Proceedings of the IEEE Instrumentation and Measurement Technology Conference, May 2001.
• PowerPoint presentation
• S Shah and S Collins, "A 200MHz Analogue-ROM based Direct Digital Frequency Synthesiser with Amplitude Modulation", International Symposium on VLSI Technology, Systems and Applications, IEEE Press, April 2001.
• D Joseph, L Tarassenko and S Collins, "Analysis and simulation of a cascaded delta delta-sigma modulator", Computer Standards & Interfaces, Elsevier Science, Vol. 23, No. 2, May 2001.
• D Joseph, L Tarassenko and S Collins, "Analysis and Simulation of a Cascaded Delta Delta-Sigma Modulator", Third International Conference on Advanced A/D and D/A Conversion Techniques and their Applications, IEE, July 1999.

D.Phil. Thesis

• D Joseph, "Modelling and calibration of logarithmic CMOS image sensors", DPhil thesis, University of Oxford, September 2002.